- discrete phase shifter
- Техника: дискретный фазовращатель
Универсальный англо-русский словарь. Академик.ру. 2011.
Универсальный англо-русский словарь. Академик.ру. 2011.
Phase shift module — A phase shifter is a microwave network which provides a controllable phase shift of the RF signal [Microwave Solid State Circuit Design, 2nd Ed., by Inder Bahl and Prakash Bhartia, John Wiley Sons, 2003 (Chapter 12)] [RF MEMS Theory, Design and… … Wikipedia
All-pass filter — An all pass filter is an electronic filter that passes all frequencies equally, but changes the phase relationship between various frequencies. It does this by varying its propagation delay with frequency. Generally, the filter is described by… … Wikipedia
Operational amplifier — A Signetics μa741 operational amplifier, one of the most successful op amps. An operational amplifier ( op amp ) is a DC coupled high gain electronic voltage amplifier with a differential input and, usually, a single ended output.[1] An op amp… … Wikipedia
NTSC — This article is about the television system. For the Indonesian government agency, see National Transportation Safety Committee. Television encoding systems by nation; countries using the NTSC system are shown in green. NTSC, named for the… … Wikipedia
Central processing unit — CPU redirects here. For other uses, see CPU (disambiguation). An Intel 80486DX2 CPU from above An Intel 80486DX2 from below … Wikipedia
Microprocessor — Intel 4004, the first general purpose, commercial microprocessor A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single integrated circuit,[1] (IC) or at most a few integrated circuits … Wikipedia
Audio timescale-pitch modification — Time stretching is the process of changing the speed or duration of an audio signal without affecting its pitch.Pitch scaling or pitch shifting is the reverse: the process of changing the pitch without affecting the speed. There are also more… … Wikipedia
Multi-core processor — Diagram of a generic dual core processor, with CPU local level 1 caches, and a shared, on die level 2 cache … Wikipedia